Skip to content
CadHut

CadHut

FPGA and Circuit Design

  • Home
  • FPGA
    • Xilinx
    • Intel (Altera)
    • Lattice
    • MicroSemi
  • About
    • About Us
    • MeetUp Group

Live Stream for Working With CocoTB

Posted by Iain Waugh on 13 January, 202113 January, 2021 in Digital Logic, HowTo, Intermediate

Alex Forencich has posted a livestream video to YouTube which nicely introduces CocoTB and demonstrates what it’s good for and how to use it. Click through for the video.

Xilinx Releases Vitis and Vivado 2020.2

Posted by Iain Waugh on 25 November, 2020 in FPGA, News

Xilinx released their latest release of the Vivado and Vitis tools yesterday.

AMD Buys Xilinx

Posted by Iain Waugh on 28 October, 2020 in FPGA, News

AMD will acquire Xilinx in an all-stock transaction valued at $35 billion.

Intel Quartus Prime Pro 20.3 is out

Posted by Iain Waugh on 8 October, 20208 October, 2020 in FPGA, News

Intel have released Quartus Prime Pro 20.3.

NanoXplore: A New French FPGA Design

Posted by Iain Waugh on 27 September, 202027 September, 2020 in Advanced, FPGA, News

There is a new family of radiation-hardened FPGAs from a French company, called NanoXplore. These parts are being evaluated for space applications be CERN.

Emacs Logo

Installing Emacs For VHDL Work

Posted by Iain Waugh on 27 September, 2020 in Beginners, HowTo, Intermediate, VHDL

This article shows you how to set up Emacs for VHDL work and make it behave like a regular Windows text editor

Microchip Announce World’s First SoC FPGA With A Hard RISC-V CPU

Posted by Iain Waugh on 17 September, 202020 September, 2020 in FPGA, News, RISC-V

Microchip has announced the first FPGA to have a hard RISC-V IP CPU core; the PolarFire SoC. Read on to find out more. Update: There’s a dev board, too.

IBM Announces A2O POWER Processor Core

Posted by Iain Waugh on 17 September, 202017 September, 2020 in News

IBM announced its open-source A2O POWER core (that’s a capital “o”, not a zero), joining the A2I core it opened on the 30th of June.

How To Install Vivado/Vitis Using Just The Command-Line

Posted by Iain Waugh on 8 September, 2020 in Advanced, HowTo, Intermediate

Can Vivado/Vitis be installed without using the GUI installer? Fortunately, the answer is “yes”.

TerosHDL Editor Gets a VSCode Beta

Posted by Iain Waugh on 24 August, 2020 in News, VHDL

TerosHDL have announced a beta of their plugin for Visual Studio Code.

Posts navigation

Page 1 Page 2

Categories

  • Advanced
  • ASIC
  • Beginners
  • Digital Logic
  • FPGA
  • HowTo
  • Intermediate
  • News
  • RISC-V
  • Signal Integrity
  • VHDL
Copyright © 2021 Iain Waugh. All Rights Reserved.