Skip to content
CadHut

CadHut

FPGA and Circuit Design

  • News
  • Articles
  • FPGA
    • Xilinx
    • Intel (Altera)
    • Lattice
    • MicroSemi
  • About
    • About Us
    • MeetUp Group

AMD/Xilinx Vivado 2022.2 Is Out

Posted by Iain Waugh on 23 October, 2022 in FPGA, News

Xilinx put the new version of Vivado up on their website this week.

Converting VHDL to Verilog

Posted by Iain Waugh on 14 August, 202222 August, 2022 in Articles, Verilog, VHDL

Most open source tools don’t accept VHDL as an input, which is a real shame/annoyance if VHDL is your thing. What are the options?

How To Install OpenROAD And Other VLSI Tools Under Ubuntu 22.04 Or Linux Mint 21

Posted by Iain Waugh on 7 August, 202219 December, 2022 in Articles, ASIC, HowTo, Intermediate, VHDL

This HowTo will take you from a blank/brand new install of Ubuntu 22.04 or Linux Mint 21 up to the point where you can run OpenROAD to make a GDS-II file of a design.

AMD/Xilinx Vivado 2022.1 Is Out

Posted by Iain Waugh on 27 April, 2022 in FPGA, News

Xilinx put the new version of Vivado up on their website today, with improvement to simulation, timing closure, device support and IP. Read on for details and links.

Sydney FPGA ASIC March 2022 Meeting Slides

Posted by Iain Waugh on 3 March, 2022 in Articles, ASIC, Beginners, Digital Logic, FPGA

Here is the slide deck used for the “Trends” presentation: And here is the slide deck used for the AXI presentation:

ISFPGA 2022 Is On Next Week

Posted by Iain Waugh on 24 February, 202224 February, 2022 in FPGA, News

The International Symposium on FPGAs is scheduled for next week. This article provides links to the proceedings and the papers.

SiFive Announces a Partnership with Intel

Posted by Iain Waugh on 8 February, 2022 in ASIC, News, RISC-V

Today, SiFive announced a $1 Billion partnership with Intel, where SiFive will use their flexible customisation platform to support Intel Foundry Services and create Risc-V core that are optimised for Intel’s foundry platforms. SiFive has partnered with IFS to develop…

Xilinx Releases Vivado 2021.1 as Vivado ML Edition

Posted by Iain Waugh on 7 July, 2021 in FPGA, News

Vivado 2021.1 came out at the end of last month. What’s new besides the name-change? Read on…

ISFPGA 2021 Papers Available Online

Posted by Iain Waugh on 10 March, 202110 March, 2021 in FPGA, News

The International Symposium for FPGA 2021 was held last week. If you couldn’t make it to the virtual conference, here’s where to find the papers.

Live Stream for Working With CocoTB

Posted by Iain Waugh on 13 January, 202113 January, 2021 in Digital Logic, HowTo, Intermediate

Alex Forencich has posted a livestream video to YouTube which nicely introduces CocoTB and demonstrates what it’s good for and how to use it. Click through for the video.

Posts navigation

Page 1 Page 2 Page 3

Categories

  • Advanced
  • Articles
  • ASIC
  • Beginners
  • Digital Logic
  • FPGA
  • HowTo
  • Intermediate
  • News
  • RISC-V
  • Signal Integrity
  • Verilog
  • VHDL
Copyright © 2023 CadHut. All Rights Reserved.
Fashify Theme by FRT