Skip to content
CadHut

CadHut

FPGA and Circuit Design

  • News
  • Articles
  • FPGA
    • Xilinx
    • Intel (Altera)
    • Lattice
    • MicroSemi
  • About
    • About Us
    • MeetUp Group

Category: VHDL

Posts with the VHDL language

Add NVC Support to Emacs VHDL

Posted by Iain Waugh on 11 May, 2024 in HowTo, Intermediate, VHDL

Once you’ve compiled the NVC simulation tool, you can customise Emacs to have it as one of the standard list of compilers. Add these lines to the “vhdl-compiler-alist” section of your Emacs config file:

How to Build the NVC VHDL Simulator With Verilog and TCL Support

Posted by Iain Waugh on 11 May, 2024 in Articles, HowTo, Verilog, VHDL

NVC is a very interesting open-source HDL simulator for VHDL. You can run tests and view waveforms using GTKWave. CocoTB will start supporting it from the v2.0 release, but you can get hold of it now if you clone the…

Converting VHDL to Verilog

Posted by Iain Waugh on 14 August, 202222 August, 2022 in Articles, Verilog, VHDL

Most open source tools don’t accept VHDL as an input, which is a real shame/annoyance if VHDL is your thing. What are the options?

How To Install OpenROAD And Other VLSI Tools Under Ubuntu 22.04 Or Linux Mint 21

Posted by Iain Waugh on 7 August, 202219 December, 2022 in Articles, ASIC, HowTo, Intermediate, VHDL

This HowTo will take you from a blank/brand new install of Ubuntu 22.04 or Linux Mint 21 up to the point where you can run OpenROAD to make a GDS-II file of a design.

Emacs Logo

Installing Emacs For VHDL Work

Posted by Iain Waugh on 27 September, 20207 August, 2022 in Articles, Beginners, HowTo, Intermediate, VHDL

This article shows you how to set up Emacs for VHDL work and make it behave like a regular Windows text editor

TerosHDL Editor Gets a VSCode Beta

Posted by Iain Waugh on 24 August, 2020 in News, VHDL

TerosHDL have announced a beta of their plugin for Visual Studio Code.

How To Read VHDL Code

Posted by Iain Waugh on 26 July, 20207 July, 2021 in Articles, Beginners, HowTo, VHDL

HDL languages like VHDL and Verilog are not like normal programming languages. This post describes how to read VHDL code and synthesise it in your head.

Categories

  • Advanced
  • Articles
  • ASIC
  • Beginners
  • Digital Logic
  • FPGA
  • HowTo
  • Intermediate
  • News
  • RISC-V
  • Signal Integrity
  • Verilog
  • VHDL
Copyright © 2025 CadHut. All Rights Reserved.
Fashify Theme by FRT