Skip to content
CadHut

CadHut

FPGA and Circuit Design

  • News
  • Articles
  • FPGA
    • Xilinx
    • Intel (Altera)
    • Lattice
    • MicroSemi
  • About
    • About Us
    • MeetUp Group

Category: Signal Integrity

Posts about electronic signal integrity

Visualising Diff-Pair Skew

Posted by Iain Waugh on 27 July, 202024 August, 2020 in Advanced, Signal Integrity

A long time ago, a colleague described the challenge of getting the widest data eye possible and some of the subtle things that he had to consider. He described what happens as a differential pair turned a corner; one of the two traces would always have to take a longer path.

Categories

  • Advanced
  • Articles
  • ASIC
  • Beginners
  • Digital Logic
  • FPGA
  • HowTo
  • Intermediate
  • News
  • RISC-V
  • Signal Integrity
  • Verilog
  • VHDL
Copyright © 2025 CadHut. All Rights Reserved.
Fashify Theme by FRT